

COFC

Docket No.: 057454-0979

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of
Hideto HIDAKA

Application No.: 10/691,513
Patent No.: 6,987,690

Filed: October 24, 2003

: Customer Number: 20277
: Confirmation Number: 7421
:
: Group Art Unit: 2827
:
: Examiner: LE, THONG Q.

For: THIN FILM MAGNETIC MEMORY DEVICE FOR PROGRAMMING REQUIRED INFORMATION WITH AN ELEMENT SIMILAR TO A MEMORY CELL AND INFORMATION PROGRAMMING METHOD

REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 CFR 1.323

Mail Stop COC
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

This is further to our original Certificate of Correction request dated October 26, 2006, in reviewing the above-identified Certificate of Correction, a printing error was discovered therein requiring correction in order to conform the Official Record in the application. The error was made in good faith and was of a clerical or typographical nature or of minor character.

The error noted is set forth on the attached copies of form PTO-1050 Rev. 2-93 in the manner required by the Commissioner's Notice.

Specifically, under "What is Claimed is:", **add** old claims 34 - 44 as re-numbered claims 25 - 35 listed on the attached PTO 1050.

*Certificate
MAR 19 2007
of Correction*
03/16/2007 YPOLITE1 00000033 500417 6987690
01 FC:1811 100.00 DA


Patent No.: 6,987,690

Please charge the \$100.00 filing fee to our Deposit Account 500417.

Please charge any shortage in fees due in connection with the filing of this paper to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP



Stephen A. Becker
Registration No. 26,527

600 13th Street, N.W.
Washington, DC 20005-3096
Phone: 202.756.8000 SAB:JGH
Facsimile: 202.756.8087
Date: March 15, 2007

**Please recognize our Customer No. 20277
as our correspondence address.**

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6987690

Page 1 of 8

DATED : June 17, 2006

INVENTOR(S) : Hideto HIDAKA

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is: ", add (old claims 34 – 44) re-numbered claims 25 – 35 as followed:

25. A thin film magnetic memory device, comprising:

a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein each of said memory cells has a magnetic storage portion for storing

data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of data read operation and data write operation from and to said plurality of memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and

a magnetization direction of each said magnetic storage portion in an initial state is the same as that of each said program cell in a non-program state.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6987690
DATED : June 17, 2006
INVENTOR(S) : Hideto HIDAKA

Page 2 of 8

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is:", add

26. A thin film magnetic memory device, comprising:

a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein

each of said memory cells has a magnetic storage portion for storing

data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of data read operation and data write operation from and to said plurality of memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and wherein

the magnetization directions of each said magnetic storage portion and each said program cell are respectively set along an easy axis specific to said program cell, and

said magnetic storage portion and said program cell are arranged so that said respective easy axis thereof extend in a same direction.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6987690
DATED : June 17, 2006
INVENTOR(S) : Hideto HIDAKA

Page 3 of 8

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is:", add

27. A thin film magnetic memory device, comprising:

a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein each of said memory cells has a magnetic storage portion for storing data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of data read operation and data write operation from and to said plurality of memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and wherein

each said magnetic storage portion and each said program cell include

a first magnetic layer magnetized in a fixed direction,

a second magnetic layer magnetized either in a same direction as, or in an opposite direction to, that of said first magnetic layer depending on storage data, and

an insulating film formed between said first and second magnetic layers, and

in each said program cell in said non program state and each said magnetic storage portion in said initial state, said first and second magnetic layers are magnetized in a same direction.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6987690

Page 4 of 8

DATED : June 17, 2006

INVENTOR(S) : Hideto HIDAKA

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is:", add

28. The thin film magnetic memory device according to claim 36, wherein a step of magnetizing said magnetic storage portions to said initial state and a step of said magnetizing each program cells to said non-program state are conducted simultaneously.

29. A thin film magnetic memory device, comprising: a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein

each of said memory cells has a magnetic storage portion for storing data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of data read operation and data write operation from and to said plurality of memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and wherein

said memory array further includes

redundant circuits provided respectively corresponding to prescribed blocks of said plurality of memory cells, each for replacing the prescribed block including a defective memory cell, and

said information stored in said program circuit includes a defective address for specifying the prescribed block including said defective memory cell,

said thin film magnetic memory device further comprising:

a redundant control circuit for controlling access to said redundant circuits based on a comparison result between an address signal for selecting said prescribed blocks and said defective address stored in said program circuit.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

FORM PTO 1050 (Rev. 2-93)

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6987690
DATED : June 17, 2006
INVENTOR(S) : Hideto HIDAKA

Page 5 of 8

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is:", add

30. The thin film magnetic memory device according to claim 38, wherein

when said defective address is selected by said address signal, said redundant control circuit provides an instruction to access said redundant circuits and an instruction to discontinue access to a prescribed block corresponding to said address signal.

31. The thin film magnetic memory device according to claim 38, further comprising:

a monitor terminal for outputting an electric signal according to said comparison result in said redundant control circuit.

32. A thin film magnetic memory device, comprising: a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein

each of said memory cells has a magnetic storage portion for storing data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of data read operation and data write operation from and to said plurality of memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and wherein

a bias voltage applied to each said program cell in program data read operation from said program cell is lower than a voltage applied to each said magnetic storage portion in normal data read operation.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,960

No. of add'l copies
@ 50¢ per page

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6987690

Page 6 of 8

DATED : June 17, 2006

INVENTOR(S) : Hideto HIDAKA

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is:", add

33. A thin film magnetic memory device, comprising:

a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein each of said memory cells has a magnetic storage portion for storing data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of

data read operation and data write operation from and to said plurality of

memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and wherein

a period during which a bias voltage is applied to each said program cell in program data read operation from said program cell is shorter than that during which a voltage is applied to each said magnetic storage portion in normal data read operation.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

FORM PTO 1050 (Rev. 2-93)

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6987690
DATED : June 17, 2006
INVENTOR(S) : Hideto HIDAKA

Page 7 of 8

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is:", add

34. A thin film magnetic memory device, comprising:

a memory array having a plurality of memory cells arranged in a matrix, for magnetically storing data, wherein each of said memory cells has a magnetic storage portion for storing data when being magnetized in one of two directions,

said thin film magnetic memory device further comprising:

a program circuit for storing information for use in at least one of data read operation and data write operation from and to said plurality of memory cells, wherein

said program circuit includes a plurality of program units for storing program data of said information when the program unit is in a program state,

each of said program units includes at least one program cell that is magnetized for data writing, and wherein

a voltage supplied to each said program cell in program data operation by a physical breakdown operation is higher than a voltage applied to each said magnetic storage portion in normal data read operation.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6987690
DATED : June 17, 2006
INVENTOR(S) : Hideto HIDAKA

Page 8 of 8

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "What is claimed is: ", add

35. A semiconductor memory device, comprising:

a first memory including normal memory cells for storing data therein;

an address decoder coupled to said first memory and selecting the normal memory cells according to the address provided to the semiconductor memory device; and

a redundant controller coupled to said address decoder and including a second memory for storing addresses of the defective normal memory cells of said first memory, wherein said second memory has a magneto-resistance element;

said semiconductor memory device further comprises

a third memory including spare memory cells for repairing the defective normal memory cells; and

a redundant address decoder coupled to said redundant controller and said third memory, and selecting the spare memory cells according to the address stored in said second memory.

MAILING ADDRESS OF SENDER:
McDermott Will & Emery LLP
600 13th Street, NW
Washington, DC 20005
USA

PATENT NO.
6,987,690

No. of add'l copies
@ 50¢ per page

FORM PTO 1050 (Rev. 2-93)